Non-negative Matrix Factorization (NMF) is a key kernel for unsupervised dimension reduction used in a wide range of applications, including topic modeling, recommender systems and bioinformatics. Due to the compute-intensive nature of applications that must perform repeated NMF, several parallel implementations have been developed in the past. However, existing parallel NMF algorithms have not addressed data locality optimizations, which are critical for high performance since data movement costs greatly exceed the cost of arithmetic/logic operations on current computer systems. In this paper, we devise a parallel NMF algorithm based on the HALS (Hierarchical Alternating Least Squares) scheme that incorporates algorithmic transformations to enhance data locality. Efficient realizations of the algorithm on multi-core CPUs and GPUs are developed, demonstrating significant performance improvement over existing state-of-the-art parallel NMF algorithms.
INTRODUCTION
Non-negative Matrix Factorization (NMF) is a key primitive used in a wide range of applications, including topic modeling [14, 22, 24] , recommender systems [1, 9, 27] and bioinformatics [20, 25, 26] . Given a non-negative matrix A ∈ R V ×D + and K ≪ min(V , D), NMF finds two non-negative rank-K matricesW ∈ R V ×K + and H ∈ R K ×D + , such that the product of W and H approximates A [15] :
NMF is a powerful technique for topic modeling. When A is a corpus in which each document is represented as a collection of bag-of-words from an active vocabulary, the factor matrices W and H can be interpreted as latent topic distributions for words and documents.
Conference '19, 2019, 2019 . ACM ISBN 978-x-xxxx-xxxx-x/YY/MM. . . $15.00 https://doi.org/10.1145/nnnnnnn.nnnnnnn Several algorithms have been proposed for NMF. They all involve repeated alternating update of some elements of W interleaved with update of some elements of H , with imposition on non-negativity constraints on the elements, until a suitable error norm (either Frobenius norm or Kullback-Leibler divergence) is lower than a desired threshold. Various previously developed algorithms for NMF differ in the granularity of the number of elements of W that are updated before switching to updating some elements of H . The focus of prior work has been to compare the rates of convergence of alternate algorithms and the parallelization of the algorithms. However, to the best of our knowledge, the minimization of data movement through the memory hierarchy, using techniques like tiling, has not been previously addressed. With costs of data movement from memory being significantly higher than the cost of performing arithmetic operations on current processors, data locality optimization is extremely important.
In this paper, we address the issue of data locality optimization for NMF. An analysis of the computational components of the FAST-HALS (Hierarchical Alternating Least Squares) algorithm for NMF [3] , is first performed to identify data movement overheads. The associativity of addition is utilized to judiciously reorder additive contributions in updating elements of W and H , to enable 3D tiling of a computationally intensive component of the algorithm. An analysis of the data movement overheads as a function of tile size is developed, leading to a model for selection of effective tile sizes. Parallel implementations of the new Parallel Locality-optimized NMF algorithm (called PL-NMF) are presented for both GPUs and multi-core CPUs. An experimental evaluation with datasets used in prior studies demonstrates significant performance improvement over state-of-the-art alternatives available for parallel NMF.
The paper is organized as follows. In the next section, we present the background on NMF and related prior work. In Section 3, we present the high-level overview of PL-NMF algorithm. Sections 4 and 5 demonstrate details of our PL-NMF for multi-core CPUs and GPUs. In Section 6, we systematically analyze the data movement cost for PL-NMF and original FAST-HALS algorithms. Section 7 presents determination of the tile sizes based on data movement analysis. In Section 8, we compare PL-NMF with existing state-ofthe-art parallel implementations.
BACKGROUND AND RELATED WORK 2.1 Non-negative Matrix Factorization Algorithms
NMF seeks to solve the optimization problem of minimizing reconstruction error between A and the approximation W H . In order to measure the reconstruction error for NMF, Lee et al. [15] adopted various objective functions, such as the Frobenius norm given two matrices and Kullback-Leibler divergence given two probability distributions. The objective functions D(A||W H ) based on the Frobenius norm is defined in Equation 2.
To efficiently minimize the objective functions (above), several variants of NMF algorithms have been developed: Multiplicative Update (MU), Additive Update (AU), Alternating Non-negative Least Squares (ANLS) and Hierarchical Alternating Least Squares (HALS). Table 1 describes the notations used in this paper. Multiplicative update (MU) and additive update (AU) proposed by Lee et al. [15] are the simplest NMF algorithms. The MU algorithm updates two rank-K non-negative matrices W and H based on multiplicative rules and ensures convergence. MU strictly conforms to non-negativity constraints on W and H because the elements of W and H that have zero value will not be updated. Unlike MU algorithm, the AU algorithm updatesW and H based on the gradient descent method and avoids negative update values using learning rate. However, some studies have reported that the use of MU and AU algorithms leads to weaknesses such as slower convergence and lower convergence rate [8, 11, 17] .
Alternating Non-negative Least Squares (ANLS) is a special type of Alternating Least Squares (ALS) approach. At each iteration, the gradients of two objective functions with respect to W and H are used to update each of W and H one after the other. Kim et al. [12] proposed Alternating Non-negative Least Squares based Block Principle Pivoting (ANLS-BPP) algorithm. Under the Karush-KuhnTucker (KTT) conditions, the ANLS-BPP algorithm iteratively finds the indices of non-zero elements (passive set) and zero elements (active set) in the optimal matrices until KTT conditions are satisfied. The values of indices that correspond to the active set will become zero, and the values of passive set are approximated by solving min||A − W H || 2 F which is a standard Least Squares problem. As an alternative to the basic ANLS approach, Cichocki et al. [4] proposed Hierarchical Alternating Least Squares (HALS), which hierarchically updates only one k-th row vector of H ∈ R K ×D + at a time and then uses it to update a corresponding k-th column vector of W ∈ R V ×K + . In other words, HALS minimizes the K set of two local objective functions with respect to K row vectors of H and K column vectors of W at each iteration. A standard HALS algorithm iteratively updates each row of H and each column of W in order within the innermost loop.
Based on the standard HALS algorithm, Cichocki et al. [3] further proposed the extended version of a new algorithm called FAST-HALS algorithm as described in Algorithm 1. Note that H k and W k indicate k-th row of H and k-th column of W , respectively. FAST-HALS updates all rows of H before starting the update to all columns of W , instead of alternately updating each row of H and each column of W at a time. Compared to MU algorithm, the FAST-HALS algorithm converges much faster and produces a better solution, while maintaining a similar computational cost as reported in [7, 12] . Interestingly, Kim et al. [12] have shown that FAST-HALS has also been found to converge faster than their ANLS-BPP implementation on real-world text datasets: TDT2 and 20 Newsgroups, while maintaining the same convergence rate (see Figure 5 .3 in Kim et al. [12] ).
Related Work on Parallel NMF
Since most of the variations of NMF algorithm are highly computeintensive, many previous efforts have been made to parallelize NMF algorithms. As shown in Table 2 , previous studies on parallelizing NMF can be broadly categorized into two groups based on implementation for multi-core CPUs [2, 5, 6, 10, 16, 18] versus GPUs [13, 19, 20] . Furthermore, each study used various NMF algorithms for parallel implementations. CPU Shared-memory MU Fairbanks et al. [6] CPU Shared-memory ANLS-BPP Dong et al. [5] CPU Distributed-memory MU Liu et al. [18] CPU Distributed-memory MU Liao et al. [16] CPU Distributed-memory MU Kannan et al. [10] CPU Distributed-memory ANLS-BPP Lopes et al. [19] GPU Shared-memory MU, AU Koitka et al. [13] GPU Shared-memory MU, ALS Mejía-Roa et al. [20] GPU Distributed-memory MU 2.2.1 Shared-Memory Multiprocessor. Battenberg et al. [2] introduced parallel NMF using MU algorithm for audio source separation task. Fairbanks et al. [6] adopted ANLS-BPP based NMF in order to find the structure of temporal behavior in a dynamic graph given vertex features. Both [2] and [6] developed the parallel NMF implementations on multi-core CPUs using Intel Math Kernel Library (MKL) along with shared-memory multiprocessor.
Distributed-Memory Systems.
Dong et al. [5] demonstrated that MU algorithm and shared-memory based parallel implementation have a limitation of slow convergence. To overcome these problems, they devised a parallel MPI implementation of MU based NMF that improves Parallel NMF (PNMF) proposed by Robila et al. [21] . Different NMF algorithms have previously used tiling/blocking to minimize data movement. Dong et al. [5] partitioned the two factor matrices, W and H, into smaller blocks and each block is distributed to different threads. Each block simultaneously updates corresponding sub-matrices of the two matrices, and a reduction operation is performed by collective communication operations using Message Passing Interface (MPI). Similarly, Liu et al. [18] proposed matrix partition scheme that partitions the two factor matrices along the shorter dimension (K dimension) instead of the longer dimensions (V or D dimensions). Therefore, each matrix is divided up to more partitions compared to partitioning along the longer dimension, so that the data locality is increased and the communication cost is decreased when performing the product of two matrices. Kannan et al. [10] minimized the communication cost by communicating only with the two factor matrices and other partitioned matrices among parallel threads. Based on the ANLS-BPP algorithm, their implementation also reduced the bandwidth and data latency using MPI collective communication operations. Given an input matrix A and two factorized matrices W and H , they partitioned W and H into P multiple blocks (tiles) across V and D dimensions which are the number of rows in W and columns in H . Hence, the sizes of each block in W and H are (V /P)× K and K ×(D/P), respectively. Doing so allows the matrix A to be partitioned into P tiles × P tiles. Then P different processors perform matrix multiplication with the different P tiles of W and H simultaneously. This data partition scheme is appropriate for block-wise updates of W and H based on ANLS-BPP algorithm. Unlike ANLS-BPP algorithm, FAST-HALS requires column-wise/row-wise sequential updates because there is a data dependency between two consecutive columns/rows. Hence, FAST-HALS algorithm is not allowed to divide W and H across V and D dimensions. In our tiling approach, W and H are partitioned across K dimension, and the sizes of each block in W and H are V ×(K/P) and (K/P)× D, respectively. Our key contribution is not tiling/blocking itself, but converting matrix-vector operations to matrix-matrix operations. Tiling enables us to do the latter.
GPU Platform.
Lopes et al. [19] proposes several GPU-based parallel NMF implementations that use both MU and AU algorithms for both Euclidean and KL divergence objective functions. Mejía-Roa et al. [20] presents NMF-mGPU that performs MU based NMF algorithm on either a single GPU device or multiple GPU devices through MPI for a large-scale biological dataset. Koitka et al. [13] presents MU and ALS based GPU implementations binding to the R environment. To our knowledge, our paper is the first to develop FAST-HALS based parallel NMF implementation for GPUs.
OVERVIEW OF APPROACH
In this section, we present a high-level overview of our approach to optimize NMF for data locality. We begin by describing the FAST-HALS algorithm [3] , one of the fastest algorithms for NMF as demonstrated by previous comparison studies [12] . We analyze the data movement overheads from main memory, for different components of that algorithm, and identify the main bottlenecks. We then show how the algorithm can be adapted by exploiting the associativity of addition to make the computation effectively tileable to reduce data movement from memory, whereas the original form is not tileable.
Overview of FAST-HALS Algorithm Algorithm 1 FAST-HALS algorithm
Input: A ∈ R V ×D + : non-negative matrix, ϵ: small non-negative quantity 
// Updating W 10:
Q ← HH T
12:
for k = 0 to K − 1 do 13:
// Normalize W k column vector with L 2 − norm 15:
end for 17: until convergence Algorithm 1 shows pseudo-code for the FAST-HALS algorithm [3] for NMF. It is an iterative algorithm that iteratively updates H and W , fully updating all entries in H (lines [4] [5] [6] [7] [8] and then updating all entries in W (lines 10-15) during each iteration until convergence. While the updates to H and W are slightly different (due to normalization of W after each iteration), each of the updates involves a pair of matrix-matrix products (lines 4/5 and 10/11 for H and W , respectively) and a sequential loop that steps through features (k loop) to update one row (column) of H (W ) at a time. The computation within these k loops involves vector-vector operations and matrix-vector operations. From a computational complexity standpoint, the various matrix-matrix products and the sequential (K times) matrix-vector products all have cubic complexity (O(N 3 ) if all matrices are square and of side N ). But as we show by analysis of data movement requirements in the next sub-section, the collection of matrix-vector products in lines 7 and 13 dominate. In the following sub-section, we present our approach to alleviating this bottleneck by exploiting the flexibility of instruction reordering via use of the associativity property of addition 1 .
Data Movement Analysis for FAST-HALS Algorithm
The code regions with high data movement can be identified by individually analyzing each line in Algorithm 1. Lines 4 and 5 perform matrix multiplication. It is well known that 2M N K √ C is the highest order term in the number of data elements moved (between main memory and a cache of size C words) for efficient tiled matrix has an associated data movement cost of K(V K + K + 6V + 1). The total data movement for Algorithm 1 is shown in Equation 3.
The main data movement overhead is associated with loops in lines 6 and 12. For example, the combined fractional data movement overhead of lines 7 (within loop in line 6) and 13 (within loop in line 12) is 91% for the 20 Newsgroups dataset. If the operational intensity (defined as the number of operations per data element moved) is very low, the performance will be bounded by memory bandwidth and thus will not be able to achieve the peak compute capacity. Due to its low operational intensity, the performance of Algorithm 1 is limited by the memory bandwidth. Thus, the major motivation for our algorithm adaptation is to achieve better performance by reducing the required data movement.
Overview of PL-NMF
In this sub-section, we describe how the FAST-HALS algorithm is adapted by exploiting the flexibility of changing the order in which additive contributions to a data element are made. Before describing the adaptation, we first highlight the interaction between different columns of W in the original algorithm. Figure 1 depicts the update of W which corresponds to the lines 12 to 16 in Algorithm 1.
In Algorithm 1, t t h column of W is updated as the product of W with t t h column of Q which is a matrix-vector multiplication operation. Since the update to (t + 1) t h column depends on t th column, different columns (t: features) are updated sequentially. Let W _old represent the values at the beginning of the current outer iteration, and let W _new represent the values at the end of current outer iteration (updated values). Interaction betweenW _old and W _new is shown in Figure 2 which depicts the contributions 2 An extensive discussion of both lower bounds and data movement volume for several tiling schemes may be found in the recent work of Smith [23] . from W _old and W _new to W _new i,t . W _new i,t can be obtained
Figure 3: The contributions from W 0,t to other elements. Figure 3 shows the contributions of W _old i,t and W _new i,t to W _new i, * . W _old i,t contributes to W _new i, j ∀j |j ≤ t, and W _new i,t contributes to W _new i, j where ∀j |j > t. In other words, the old value of column t is used to update the columns to the left of t (and self), and the new/updated value of column t is used to update the columns to the right of column t. If we partition W into a set of column panels (tiles) of size T , the interactions between columns can be expressed in terms of tiles as depicted in Figure 4 . Similar to individual columns, the old value of tile τ is used to update the columns to the left of τ (phase 1), and the new/updated value of tile τ is used to update the tiles to the right of tile τ (phase 3). The updates to different columns with a tile (phase 2) is done sequentially. 
end for t = tile_id × T to (tile_id + 1) × T − 1 do for ; to t − 1 do
end for 27: #pragma omp simd reduction(+:sum) 28:
end for 31: 
The contributions to tiles to the left of current tile τ can be done as W _new i, j − = W _old i,τ ×T :((τ +1)×T )−1 ×Q τ ×T :((τ +1)×T )−1, j where ∀j |j < τ ×T −1. Similarly, contributions to tiles to the right of current tile τ can be done asW _new i, j − = W _new i,τ ×T :((τ +1)×T )−1 × Q τ ×T :((τ +1)×T )−1, j where ∀j |j > (τ + 1) × T . Both phases 1 and 3 can be performed using matrix-matrix operations which are known to have much better performance and lower data movement than matrix-vector operations. Note that the total number of operations in both the original formulation and our formulation are exactly the same. 
DETAILS OF PL-NMF ON MULTICORE CPUS AND GPUS 4.1 Parallel CPU Implementation
Algorithm 2 shows our CPU pseudo-code for updating W . We begin by computing AH T (line 1). If A is sparse, then the actual implementation uses mkl_dcsrmm() and cblas_dgemm() is used otherwise. Line 2 computes the HH T (using cblas_dgemm()). The W values from the previous iteration are kept in W _old. We maintain another data structure called W _new which represents the updated W values. W _new is initialized by the loop in line 4. By using Equation 4, phase 1 is done by the loop in line 11. Figure 5 illustrates the actual computations of tiled matrix-matrix multiplications for three sequential phases, where τ denotes the index of the current tile and T is the size of each tile. For example, at current tile τ , phase 1 performs multiplication of the same colored/patterned two sub-matrices (tiles) in W _old and Q to update the result matrix W _new.
The loop in line 17 performs phase 2 computations as formulated in Equation 5 . In order to take advantage of the vector units, the loops in lines 24 and 28 are vectorized. Additionally, a column-wise normalization for W _new is performed within phase 2 (line 36).
The matrix-matrix multiplication in line 40 corresponds to the phase 3 computations using Equation 6 . As depicted in Figure 5 , the tiles involving phase 3 and phase 1 computations are different from each other.
Finally, our parallel CPU implementation completely substitutes lines 10 to 16 in Algorithm 1 for all lines in Algorithm 2. Similarly, H will be updated in the same fashion as updating W except for the normalization part.
Parallel GPU Implementation Algorithm 3 GPU implementation of updating W on host
Input: A ∈ R V ×D + : input matrix, W _old and W _new: V × K non-negative matrix factor, H : D × K non-negative matrix factor, T : Tile size, ϵ: small non-negative quantity, γ : total number of tiles 1: P ← AH T 2: Q ← HH T 3: // Initialize W _new using W _old and Q 4: init_W_new() 5: // Phase 1 6: γ ← K / T 7: for tile_id = 0 to γ − 1 do 8: // Phase 2 13: for t = tile_id × T to (tile_id + 1) × T − 1 do 14: cudaMemset(sum_square,0) 15: update_W_phase_2() 16: __cudaDeviceSynchronize() 17: update_W_norm() 18: __cudaDeviceSynchronize() 19: end for 22 : end for Similar to our CPU algorithm, our GPU algorithm also tries to minimize the data movement. Algorithm 3, 4 and 5 show the pseudo-code of our GPU algorithm. Since the overall structure of the GPU algorithm is similar to the CPU algorithm, this section only highlights the differences. Algorithm 3 runs on the host which is responsible for launching GPU kernels. The sparse matrix-dense matrix multiplication is implemented using cusparseDcsrmm(), and dense matrix-dense matrix multiplication is implemented using cublasDgemm().
Algorithm 4 shows the pseudo-code for phase 2. In GPUs, the reduction across V (for normalization of W ) can be performed using global memory atomic operations which are very expensive. Hence, our implementation uses efficient hierarchical reduction. The reduction within a thread block is done in 4 steps: i) in line 
else 10:
end if 12: end for 13: 
18, the reduction across the threads within a warp is done using efficient warp shuffling primitives, ii) all the threads with lane id 0 write the reduced value to shared memory (line 20), iii) in line 24, the first warp of the thread block loads the previously written values from shared memory and iv) all the threads in the first warp again performs warp reduction (line 26). In order to perform reduction across multiple thread blocks, we use atomic operations which is shown in line 29. Algorithm 5 shows the pseudo-code for normalization. Figure 6: The time taken to reach 100 iterations when the tile size T is varied for different K on five datasets. Low-rank K is set to 80, 160 and 240, and T is varied for each K. X-axis: tile size; Y-axis: elapsed time to reach 100 iterations.
MODELING: DETERMINATION OF THE TILE SIZE
In this section, we first compare the data movement cost of our approach with original FAST-HALS algorithm. Then the data movement of our algorithm as a function of T is developed to select effective tile sizes.
In our approach,W is updated in three phases. Phases 1 and 3 can be implemented using matrix-multiplication, and the corresponding cost is shown in Equation 7 , where T represents the tile size and C is the cache size. Phase 2 can be implemented using matrix-vector multiplication and the associated cost is shown in Equation 8. Since loading matrix W dominates the data movement cost in phase 2, the cost of loading vectors can be ignored. Equation 9 shows the total data movement required for updating W .
The cost of updating H is similar to updating W . Compared to updating W , updating H does not require accessing Q. In addition, since H is not normalized, the cost associated with normalization is also not present. The data movement cost of the original loop in line 12 in Algorithm 1 is K(V K +K +6V +1). Hence, for the 20 Newsgroups dataset (V =11,314) with low rank K=160 on a machine with 35 MB cache, the data movement cost of original scheme is 300,525,600. However, in our scheme based on Equation 9, the cost is only 44,897,687 which is 6.7× lower than the original scheme.
The tile size T affects the data movement volume and hence the performance. Equation 9 shows the data movement of our algorithm as a function of T . Consider the case when there is only one tile (T = K). In this case, there is no work associated with phase 1 (contributions to left) and phase 3 (contributions to the right) as the first term of Equation 9 will become zero. The total data movement of phase 2 is V K 2 which is very high. Now consider the other extreme where the tile size is 1 (T = 1). In this case, phases 1 and 2 have very high data movement (> V K 2 ). Thus, when T is high, the total data movements required for phases 1 and 3 are low, but phase 2 has high data movement. On the other extreme, when T is low, the total data movements for phases 1 and 3 are high, but phase 2 has low data movement. Hence, we expect the combined data movement for all the phases to decrease as T increases from 1 to some point and then the data movement will increase again as T approaches K. Since performance is correlated with data movement, the performance as a function of tile size should show a similar trend and is shown in Figure 6 .
In order to build a model to determine the tile size for a given K, the derivative of Equation 9 with respect to T is set it to zero (Equation 10). The solution to Equation 10 is shown in Equation  11 . For a machine with cache size of 35 MB, the tile sizes computed by our model are 8.94, 12.64 and 15.49 for K=80, 160 and 240, respectively. Figure 6 shows that our model selected tile sizes that are optimal/near optimal.
EXPERIMENTAL EVALUATION
This section compares the time to convergence and convergence rate of PL-NMF with various state-of-the-art techniques. Table 3 shows the configuration of the benchmarking machines used for experiments. All the CPU experiments were run on an Intel Xeon CPU E5-2680 v4 running at 2.4 GHz with 128GB RAM. The GPU experiments were run on an NVIDIA Tesla P100 PCIE GPU with 16GB global memory. 
Benchmarking Machines

Datasets
For experimental evaluations we used three publicly available realworld text datasets -20 Newsgroups 3 , TDT2 3 , Reuters 3 . In addition, in order to represent the audio-visual context analysis in social media platforms, we used two image datasets -AT&T 4 and PIE 5 . 20 Newsgroups, TDT2 and Reuters are sparse matrices, and AT&T and PIE are dense matrices. The 20 Newsgroups dataset contains a document-term matrix in bag-of-words representation associated with 20 topics. TDT2 (Topic Detection and Tracking 2) dataset is a collection of text documents from CNN, ABC, NYT, APW, VOA and PRI. Reuters dataset is a collection of documents from the Reuters newswire in 1987. Both AT&T and PIE datasets contain images of faces in dense matrix format. The size of each image in AT&T and PIE datasets is 92×112 and 64×64 pixels, respectively. Table 4 shows the characteristics of each dataset. 6 by Kannan et al. [6, 10] and bionmf-gpu 7 by Mejía-Roa et al. [20] . The four implementations used in our comparisons are as follows:
• planc-MU-cpu: planc's OpenMP-based MU • planc-HALS-cpu: planc's OpenMP-based HALS • planc-BPP-cpu: planc's OpenMP-based ANLS-BPP • bionmf-MU-gpu: bionmf-gpu's GPU-based MU All of the competing CPU implementations, including planc-MU-cpu, planc-HALS-cpu and planc-BPP-cpu, and our PL-NMFcpu, used Intel's Math Kernel Library (MKL) for all BLAS (Basic Linear Algebra Subprograms) operations. Similarly, all GPU implementations, including bionmf-MU-gpu and our PL-NMF-gpu, used NVIDIA's cuBLAS library for all types of BLAS operations.
Evaluation Metric.
In order to evaluate the accuracy of different NMF models, we used the relative objective function
suggested by Kim et al. [12] , where A vd and (W H ) vd denote the values of each element in an input matrix A ∈ R V ×D + and an approximated matrix (W H ) ∈ R V ×D + . The capability of each NMF model in minimizing the objective function can be obtained by measuring relative changes of objective value over iterations.
Performance Evaluation
6.3.1 Convergence. Figure 7 shows the relative error as a function of elapsed time of various NMF implementations for different K values. To ensure fairness, the number of threads in all CPU implementations were tuned per dataset and the best performing configuration was selected. For each dataset, the same randomly initialized non-negative matrices were used for all CPU and GPU implementations. Since the bionmf-MU-gpu implementation does not allow the input matrix to be sparse, we only compared our GPU implementation with bionmf-MU-gpu on AT&T and PIE dense image datasets. PL-NMF-cpu and PL-NMF-gpu consistently outperformed existing state-of-the-art CPU and GPU implementations on all datasets. As reported in previous studies, FAST-HALS produced a better convergence rate than other NMF variants. MU and ANLS-BPP algorithms suffered from a lower convergence rate on both sparse and dense matrices. As shown in Figure 8 , planc-HALS-cpu was the only implementation which was able to maintain the same solution quality as ours. However, our implementation converged faster.
Speedup.
Compared to the planc-HALS-cpu, our PL-NMF-cpu achieved 3.07×, 3.06×, 5.81×, 3.02× and 3.07× speedup per iteration on the 20 Newsgroups, TDT2, Reuters, AT&T and PIE datasets with K = 240, respectively. As the relative error reduction per iteration is vastly different between MU and FAST-HALS algorithms, measuring the speedup per iteration between bionmf-MU-gpu and PL-NMF-gpu is not a fair comparison. Figure 9 depicts the speedup of our PL-NMF-gpu over all CPU implementations. The x-axis in Figure 9 is relative error, and the y-axis is the ratio of elapsed time for all CPU implementations to reach a relative error to elapsed time for PL-NMF-gpu to approach the same relative error. All of the points in Figure 9 are greater than one. This indicates that PL-NMF-gpu is faster than all of the competing implementations. For example, when the compared models, i.e., PL-NMF-cpu, planc-HALS-cpu, bionmf-MU-gpu and planc-MU-cpu, converged to 0.12 relative error, the parallel PL-NMF-gpu achieved 3.49×, 9.74×, 26.41× and 287.1× speedup on PIE dataset, respectively. Table 5 shows the breakdown of elapsed time for each step in updating W . Both sequential FAST-HALS NMF and PL-NMF-cpu implementations use the same mkl_dcsrmm() and cblas_dgemm() routines for SpMM and DMM operations. In Table 5 computes the same AH T . Similarly, DMM corresponds to line 11 in Algorithm 1 and line 2 in Algorithm 2, which performs the same HH T . The difference of updating W is that PL-NMF-cpu performs phases 1, 2 and 3 instead of iteratively performing DMV computations. As expected, the updating time ofW is considerably decreased in our PL-NMF-cpu algorithm, indicating that the reformulation of the core-computations to matrix-matrix multiplication shows the benefit of our approach.
CONCLUSION
In this paper, we developed a HALS-based parallel NMF algorithm for multi-core CPUs and GPUs. The data movement overhead is a critical factor that affects performance. This paper does a systematic analysis of data movement overheads associated with NMF algorithm to determine the bottlenecks. Our proposed approach alleviates the data movement overheads by enhancing data locality. Our experimental section shows that our parallel NMF achieves significant performance improvement over the existing state-ofthe-art parallel implementations.
